INTRODUCTION
The Programmable Interrupt Controller functions as an overall manager in an Interrupt-Driven system. It accept requests from the peripheral equipment, determines which of the incoming requests is of the highest priority, ascertains whether the incoming request has a higher priority value than the level currently being serviced, and issues an interrupt to the CPU based on this determination. Each peripheral device or structure usually has a special program or "routine" that is associated with its specific functional or operational requirements; this is referred to as a "service routine". The Priority Interrupt Controller, after issuing an interrupt to the CPU, must some how input information into the CPU that can "point" the Program Counter to the service routine associated with the requesting device. This "pointer" is an address in a vectoring table and is referred to as vectoring data. This Priority Interrupt Controller is a device specifically designed for use in real time, interrupt driven microcomputer systems. It manages eight levels of requests and has built-in features for expandability to other 82C59As that is up to 64 levels. It is programmed by system software as an I/O peripheral. A selection of priority modes is available to the programmer so that the manner in which the requests are processed by the Priority Interrupt Controller (82C59A) can be configured to match system requirements. The priority modes can be changed or reconfigured dynamically at any time during main program operation.
IMPLEMENTATION
The Priority Interrupt Controller 82C59A is divided into various modules like Vector Address Module, Mask Register Sub module, Mask Register Module, Command Register Module, Interrupt Modes Module. All the codes of the modules are integrated using a Top Module and waveforms for various modes -Fully Nested Mode, Rotating Priority Mode, and Special Mask Mode have been obtained. The powerful features of the 82C59A in a microcomputer system are its programmability and the interrupt routine addressing capability. The latter allows direct or indirect jumping to the specified interrupt routine requested without any polling of the interrupting devices. The normal sequence of events during an interrupt depends on the type of CPU being used.
Top Module
The Fig 1: shows the top module of The Priority Interrupt Controller 82C59A. 
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Module Description
From the fig 2: The main purpose of this module is to generate the second Interrupt Vector Byte or the LSB Address to provide to the CPU. The IRSel signal provides the Interrupt Request, which is finalized after the priority, is resolved. The ICW4 signal decides whether the system is 8086 or the 8085 operated. During the second INTA# pulse sequence, the LSB Address is placed on the Data Bus to the CPU. For a MCS-8085/8080 system, there will be two bytes (LSB and MSB Addresses) to be passed, but for an 8086 operated system, only one byte cascades the code byte, which is the "CDH" for 82C59A. 
Signal Description of Vector Address Module
The Initially under reset (Rst="0"), the module is initialized and when CsN signal is activated, the actual functioning of the module comes into picture. After this the "A0" is checked to be zero and the fourth bit of the data input is compared to be "1" and the ICW"s are loaded into the 82C59A with active "WrN" signal. In the second part when "RdN" signal is activated, the status of the device is read by the CPU or the information of the Interrupt Mask Register (IMR), Interrupt Request Register (IRR), In-Service Register (ISR) are placed on the DataBus. In the Interrupt Response Mode, the whenever there is Interrupt Acknowledge (INTA_N) from the CPU, the Interrupt Vector bytes are placed on the "DataBus" by the 82C59A. 
VECTOR ADDRESS MODULE
Signal Description of Command Register Module
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Interrupt Modes
There are 4 modes of operation of 82C59A.
Fully Nested Mode
This mode is entered after initialization unless another mode is programmed. The interrupt requests are ordered in priority from 0 to 7. When an interrupt is acknowledged the highest priority request is determined and its vector places on the bus. Additionally a bit of ISR is set. This bit remains set until the microprocessor issues an End of Command (EOI) immediately before returning from the service routine or if the AEOI command bit is set, until the trailing edge of the last INTA#.
Automatic End Of Interupt (Aeoi)
If AEOI=1 in ICW4, then the 82C59A will operate in the AEOI mode continuously until reprogrammed by the ICW4.In this mode it will automatically perform a non-specific EOI operation at the trailing edge of the last interrupt acknowledge pulse. This mode is only used in a master 82C59A and not a slave.
Automatic Rotation
This mode provides all the interrupt devices with equal priority. In this mode a device, after being serviced, receives the lowest priority and the remaining devices are provided a n opportunity thus making the device which had been already serviced to wait in the worst case until each of the seven other devices are serviced.
Special Mask Mode
This mode finds its necessity when the system priority structure during its execution under software control. That is if an Interrupt Request is acknowledged and the End Of Interrupt (EOI) did not reset its ISR bit, the 82C59A would have inhibited all lower priority requests. In Special Mask Mode, when a mask bit is set in OCW1, it inhibits further interrupts from all other levels that are not masked. The Special Mask Mode is set by OCW3 where the SSMM="1" and SMM="1" and cleared when SSMM="1" and SMM="0".
Poll Command Mode
This mode is operated by masking or disabling the interrupts or by not connecting the INT output. The Poll Command is issued by setting P="1" in OCW3. The next RD# pulse is treated as an Interrupt Acknowledge, sets the appropriate IS bit if there is a request , and reads the priority level. This mode is useful if there is a requirement to expand the number of priority levels to more than 64 or when there is no requirement of INTA_N sequence.
RESULTS AND WAVEFORMS
The waveforms for the individual modules and for the different modes are shown: 
Vector Address module output
CONCLUSION
This Priority Interrupt Controller is a device specifically designed for use in real time, interrupt driven microcomputer systems. It manages eight levels of requests and has built-in features for expandability to other 82C59As that is up to 64 levels. This Priority Interrupt Controller is implemented by using SPATRAN-3 Xilinx FPGA. From the results, the performance of the respective logics was verified with the assumptions that were taken into account when creating the logic. Hence, this work has been demonstrated the principles for designing a Priority Interrupt Controller-82C59A to meet the worst-case timing specifications
